MIT Verilog

download MIT Verilog

If you can't read please download the document

description

Lectures from MIT, USA

Transcript of MIT Verilog

/////////////////////////////////////////////////////////////////////////////////// Switch Debounce Module/////////////////////////////////////////////////////////////////////////////////module debounce (reset, clock, noisy, clean); input reset, clock, noisy; output clean; reg [18:0] count; reg new, clean; always @(posedge clock) if (reset) begin count